Computer Architecture: Pipelined and Parallel Processor Design
Computer Architecture: Pipeline and Parallel Processor Design was designed for a graduate level course on computer architecture and organization. The book's content, especially the last half of the book, represents the most advanced material that a typical graduate student studies before directly encountering the design process. The text avoids extensive compendiums of current features of various processors or technologies, just as it stresses concepts that underlie these processor designs. It abstracts the essential elements of processor design and emphasizes a design methodology including: design concepts, design target data, and evaluation tools, especially those using basic probability theory and simple queuing theory.
What people are saying - Write a review
Architecture and Machines
Time Area and Instruction Sets
How Programs Behave
Pipelined Processor Design
Memory System Design
Shared Memory Multiprocessors
Other editions - View all
AC AC allocation assume bandwidth baseline basic bits block buffer bypass bytes cache line cache miss CBWA chapter chip clock code density complete compute concurrent condition code conditional branch copyback cost cycle data cache decode delay dependency disk distribution DTMR effect environment example fetch Figure floating-point fully associative functional units I-cache implementation in-line instruction execution instruction set integer interleaved invalidate issue L/S architecture machine memory modules memory system microprocessor MIPS miss rate multiple multiprocessor node operand operations out-of-order execution overall overhead path penalty pipelined processor prefetch processor design protocols queue queueing model references register set request rate reservation station result RISC run-on segment sequence server set associative simple speedup storage superscalar synchronization Table target tion traffic update vector processor write
Page 765 - RH Katz, SJ Eggers, DA Wood, CL Perkins, and RG Sheldon. Implementing a cache consistency protocol.
Page 773 - Two-level adaptive training branch prediction," in Proceedings of the 24th Annual International Symposium on Microarchitecture, pp. 51-61, November 1991.  JR Allen, K. Kennedy, C. Porterfield, and J. Warren, "Conversion of control dependence to data dependence," in Proceedings of the 10th ACM Symposium on Principles of Programming Languages, pp.
Page 770 - MS Squillante and ED Lazowska. Using processor-cache affinity in shared-memory multiprocessor scheduling. IEEE Transactions on Parallel and Distributed Systems, 4(2):131143, February 1993.