VHDL: Analysis and Modeling of Digital SystemsComplete with coverage of the latest VHDL93 standard, this new edition offers engineers a thorough guide to the use of VHDL hardware description language in the analysis, simulation, and modeling of complicated microelectronic circuits. Extensive worked problems and examples listed in Verilog as well as VHDL set this edition apart from other VHDL texts. This edition includes new chapters on logic synthesis, along with detailed coverage of VHDL syntax and semantics ... timing and concurrency ... VHDL language details at structural, dataflow, and behavioral levels of abstraction ... logic and register level design ... modeling at the board level ... and innovative applications of VHDL for modeling hardware components. New examples that demonstrate or describe default binding, a sequential comparator, incremental binding, a parity checker, use of OTHERS, and use of ACCESS types are included. |
Contents
Hardware Design Environments | 1 |
VHDL Background | 15 |
Basic Concepts in VHDL | 26 |
Copyright | |
12 other sections not shown
Other editions - View all
Common terms and phrases
a_eq_b a_gt_b adbus apply_data architecture body array assign_bits average_delay basic_utilities package BEGIN behavioral description BIT VECTOR bit_comparator BLOCK clk block statement Boolean byte byte1 Cadence Design Systems chapter circuit clk'STABLE clock comp1 concurrent configuration declaration CONSTANT databus dataflow description delay digital system DOWNTO drivers END COMPONENT END LOOP entity declaration enumeration type example flip-flop gate_level guarded signal hardware description language input input_output instantiation instruction INTEGER interface ir_lines keyword LEND logic logic value Mealy machine multiplexer n2 PORT MAP NAND gate nand2 nibble_comparator opcode open collector operand output parameters Parwan PORT i1 procedure process statement prop_delay qit type qit_vector read_mem reset resolution function RETURN qit sequential shown in Figure signal assignment simulation single_delay specified structural subprogram subroutine SUBTYPE target test bench tphl tplh transaction type conversion VARIABLE VHDL description waveform wiring